Digital gamma-ray spectroscopy based on FPGA technology

Miodrag Bolić, Vujo Drndarević*

Institute of Nuclear Science Vinča, Electronics Department, P.O. Box 522, 11001 Belgrade, Yugoslavia

Received 31 January 2001; received in revised form 28 May 2001; accepted 24 July 2001

Abstract

A digital pulse processing system convenient for high rate gamma-ray spectroscopy with NaI(Tl) detectors has been designed. The new programmable logic device has been used for implementation of dedicated high-speed pulse processor, as the central part of the system. The processor is capable to operate at the speed of fast ADC, preserving maximum throughput of the system. Special care has been taken to reduce the distortion of energy spectrum caused by pile-up at high-count rates. The developed system is highly flexible, and the parameters of its operation can be changed in software. The performance of the system was tested for high counting rate of 400 000 s⁻¹. © 2002 Elsevier Science B.V. All rights reserved.

Keywords: Digital pulse processing; Pulse height; Spectroscopy; Pile-up; FPGA devices

1. Introduction

The advantages of a digital system for gamma-ray spectroscopy in comparison with a classical analog system are reflected in the possibilities of implementation of complex algorithms and simple modification of algorithms used for signal processing. In this way the highest quality of measurements is achieved both at low and at high counting rates and using various radiation detectors. Other advantages of digital spectrometers, such as simple storage of the spectrum, spectrum processing and analysis and presentation of results, need not be emphasized.

The main functions of a spectroscopy system, such as signal filtering and amplification, pulse pile-up detection and elimination, amplitude analysis and energy spectrum generation, were accomplished through the use of analog and digital circuits of fixed hardware structure in classical systems. In the proposed solution, these functions are implemented by a dedicated DSP with programmable definition of operations. This significantly increases the flexibility of the system, enabling simple reconfiguration and modification of the operation parameters of the system without changing the hardware. Besides, the developed system can simply be linked to a computer or a computer network.

The first digital systems for radiation spectroscopy were implemented by means of standard nuclear instrumentation modules and fast digitizers connected to the computer [1–5]. Also, the programmable logic devices (PLD) and fast TTL...
integrated circuits [6] as well as application specific integrated circuits (ASIC) [7] have been used for digital signal processor design. Standard DSP are commonly used as the main processing element, in some cases along with personal computers [8–11].

In order to achieve acceptable resolution at high counting rates, operating frequency of the signal processor and ADC must be very high (more than 50 MHz). Implementation of the algorithms for pile-up suppression entails several concurrent operations during one clock cycle, which can be obtained only by using dedicated hardware solutions. Digital spectrometers based on standard DSPs can hardly ensure the required signal processing at counting rates above several thousand pulses per second because their architectures are not adapted to this kind of concurrent processing. Insufficient flexibility and high price of ASIC circuits largely discredit this technology in gamma-ray spectroscopy application for high counting rates. Modern field programmable gate arrays (FPGA), thanks to their flexible internal structure and the possibility for the designer to define and change the function of the circuit by programming, represent a very good choice in realization of dedicated DSP in gamma-ray spectroscopy.

In this paper, FPGA technology is applied in realization of a pulse processor for high counting rate gamma-rays spectroscopy with NaI(Tl) detector. The pulse processor is linked to a personal computer that enables display and storage of the spectrum.

2. Method description

The main concept in the realization of the system is that the entire signal processing and pulse high analysis has to be accomplished digitally. The only analog parts in the system are a fast amplifier and a base line restorer, which are placed between detector and ADC. The amplifier is used to adjust the signal from the detector to the ADC input. Because base line is not constant in the system due to the changes of temperature and counting rate, a simple circuit for base-line stabilization has been used.

Within the digital pulse processor, by application of a set of algorithms on digital samples, the effect of noise and the probability of pulse pile-up are reduced, pulse pile-up is detected, pulse amplitude is determined and energy spectrum is generated. In order to improve processing for high counting rate, great emphasis is put on the algorithm for pile-up elimination or rejection. The mentioned algorithm begins with clipping of the digitized pulse from the NaI(Tl) detector in order to reduce the probability of pulse pile-up which is proportional to the pulse width. Pulse clipping is achieved subtracting from the original anode pulse its delayed and attenuated fraction. This can be represented by the following expression:

\[ V_0(nT) = V_i(nT) - k \cdot V_i(nT - n_1T), \]

where \( T \) is the ADC sample period and operating period of digital pulse processor, \( V_i(nT) \) is the input samples from the detector at the discrete time instant \( nT \), \( kV_i(nT - n_1T) \) is the input samples attenuated \( k \) times \((0 < k < 1)\) and delayed in time for the fixed interval \( n_1T \), \( V_0(nT) \) is the output clipped samples at the discrete time instant \( nT \) used for further processing.

The clipped anode pulses have roughly Gaussian pulse shape. They are characterized by approximately equal duration of leading and trailing edge and constant width (if there is no pile-up), measured just above the base line of the signal. The width of the clipped pulse \( T_p \) is defined as the sum of the delay of the attenuated fraction of the original anode pulse \( n_1T \) and duration of leading edge of the pulse \( t_l \),

\[ T_p = n_1T + t_l. \]

If the interval between neighboring pulses exceeds the width of the clipped pulse \( T_p \), they can be separated and their amplitudes will be correctly registered. Fig. 1a shows an example of a digitized anode pulse from NaI(Tl) detector which contains two piled-up pulses. These pulses are separated using the digital clipping techniques (Fig. 1b).

If the interval between neighboring pulses is less than the width of the clipped pulse \( T_p \), the resulting clipped pulse will be wider \( T_i > T_p \),
and such wider pulses are rejected. Pile-up detector is used to measure the width of clipped pulses and to estimate if the pulses should be rejected or not. An example of pulse pile-up that occurs on the pulse leading edge is presented in Fig. 1c. The resulting clipped pulse is wider than the individual pulse (Fig. 1d), which means that pile-up detector will conclude that pile-up has occurred.

The pulse amplitude is determined by integration of digital samples that belong to a single clipped pulse. In this way the effect of the quantization noise is reduced as well as that of differential nonlinearity of ADC [8,12]. For these reasons ADC requirements in a digital system are less strict than those in a classical analog system, both in terms of resolution (number of bits) and of differential nonlinearity.

The amplitude distribution of registered pulses is temporarily stored in the local memory of the DSP. This data is periodically transferred to the personal computer, which is used for on-line display and permanent storage of the energy spectrum.

3. Realization of the system

The central point and the most critical part of the system because of the requirement for high frequency implementation is the digital pulse processor. The main role of the processor is the application of the algorithm described in the previous chapter for clipping pulses, pile-up detection and rejection at a frequency of 60 MHz. The total system throughput is mainly determined by operation speed of the digital pulse processor. The other functions like energy spectrum generation and communication with the PC which do not require such a high frequency for their processing are implemented in software by using a general purpose DSP. A general-purpose microprocessor could be used instead. A block diagram of a realized system is shown in Fig. 2.

The incoming pulses from the NaI(Tl) detector are fed into a fast operational amplifier. Use of a base-line stabilization block is optional and can be included as a preprocessing element.

---

**Fig. 1.** An example of a digital anode signal from NaI(Tl) detector which contains two pulses (a). These pulses are separated by application of the clipping techniques (b). An example of pile-up that occurred in the region of the leading edge of the pulse is given in (c). The resulting pulse $T_r$ is wider than the clipped individual pulse $T_p$ (d) which is used in pile-up detection.

---

2 AD8041 by Analog Devices.
The amplified signal is converted into digital samples by means of a CMOS pipe-line ADC, which operates at the rate of 60 MHz and has 8-bit resolution. Low power consumption and a very reasonable price characterize this ADC.

Fast digital signal processing is carried out by a FPGA device [13]. A general purpose digital signal processor (DSP) is used for pulse height spectrum generation, temporary storage, counting rate measurement as well as communication with the personal computer.

The pulse processor performs low-pass filtering, digital pulse clipping, detection of pile-up and integration of digital samples in order to determine the pulse amplitude. Only those pulses with amplitude above the threshold level are registered. The pile-up detector permits writing the result of integration of data into the output processor register and signals to the DSP that the integration result is ready to be read in case when no pulse pile-up is detected.

In the DSP, based on the pulse amplitude, the proper memory location is accessed and its content is incremented. In this way the energy spectrum is formed and temporarily stored in the DSP memory. The spectrum is alternately formed in one of the two memory blocks. While the spectrum is stored in one block, the data are sent from the other to the PC where they are displayed and permanently stored. For generation of a spectrum with the resolution of 256 channels, 256 × 32-bit memory blocks have been used.

In order to develop the algorithm for signal processing at the rate of 60 MHz in real-time, it was necessary to design complex functions such as attenuation block, programmable delay block and high-speed accumulator. The first is implemented as a high-speed multiplier with constant coefficients. Using the macro blocks of XC4000E series and pipe-line approach, the accumulator and the multiplier were designed to operate at the speed of 75 and 66 MHz, respectively. FIFO memory based on dual-port RAM with programmable depth, which is related to the time constant \( n_1 \), is used for realization of delay block.

The personal computer program was developed by use of software package for virtual instrumentation [14]. This program enables the transfer of energy spectrum blocks from the pulse processor to the personal computer as well as display and storage of the spectrum. Using this program, the user can change operating parameters of the pulse processor such as threshold level, level of the width of the pulses in the pile-up detection block \( T_p \), multiplication coefficients \( k \) and time delay \( n_1 \).

---

3AD9057 by Analog Devices.
4XC4008E-3 by Xilinx.
5TMS320C50 by Texas Instruments.
6LabWindows/CVI by National Instruments.
4. Results

The operating characteristics of the implemented digital spectrometer system were tested at low and very high counting rates using radiation sources of different energy. A 75 mm × 75 mm NaI(Tl) detector was used in all experiments. Energy resolution measurements were performed at low counting rates by means of sources $^{137}$Cs, $^{60}$Co and $^{232}$Th. Results of these measurements are presented in Table 1, in the table the results of measurements with the same detector, but obtained by application of a classical spectrometer system, are shown for comparison.

Based on results from Table 1 it can be concluded that a digital spectrometer has a slightly lower energy resolution in comparison with a classical analog spectrometer. This is due to a relatively low resolution and speed of operation of the used ADC which are limited to 8 bits and 60 MHz, respectively.

The performance evaluation at high counting rates was done using a low activity $^{232}$Th source in the presence of $^{137}$Cs of very high activity. The total counting rate in this experiment was 400 000 s$^{-1}$. The spectrum obtained is marked by the symbol (▲) in Fig. 3. In order to estimate the efficiency of the applied algorithm of digital signal processing the experiment was repeated, with the system reconfigured in order to operate without pulse shortening and without pile-up detection. The energy spectrum obtained in this condition is marked by (■) in Fig. 3. A degradation due to pulse pile-up is clearly visible. In the same figure, the symbol (♦) mark $^{232}$Th spectrum measured at low counting rates when the effects of pile-up can be neglected.

By comparison of the spectrum obtained at low counting rates with the ones obtained at very high counting rates it can be concluded that due to

<table>
<thead>
<tr>
<th>Source</th>
<th>Energy resolution (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Digital spectrometer</td>
</tr>
<tr>
<td>$^{137}$Cs</td>
<td>7.5</td>
</tr>
<tr>
<td>$^{60}$Co</td>
<td>5.6</td>
</tr>
<tr>
<td>$^{232}$Th</td>
<td>4.7</td>
</tr>
</tbody>
</table>

![Fig. 3](image_url)

Fig. 3. (▲) The spectrum of $^{232}$Th in the presence of $^{137}$Cs at high counting rates of 400 000 p/s, when pulse shortening is applied and pulse pile-up detected and eliminated. (■) Spectrum of $^{232}$Th in the presence of $^{137}$Cs at high counting rates of 400 000 p/s without pile-up reduction by means of pulse shortening and without detection and elimination of pulse pile-up. (♦) Spectrum of $^{232}$Th at low counting rates.
application of the described digital procedure of signal processing, the effect of pile-up on energy resolution is strongly reduced.

5. Conclusion

The paper describes the principle of operation and the development of a completely digital spectrometer system with a NaI(Tl) detector suitable for high-quality gamma-ray spectroscopy at very high counting rates. The central part of the system, the high-speed parallel pulse processor, is realized using a FPGA device. Deployment of such a specific processor makes it possible to implement digital signal processing algorithms for pulse shortening, pile-up detection and determination of pulse amplitude in real-time. In view of the fact that the processor operates at the speed of ADC, maximum throughput of the system is achieved. The number of analog circuits is reduced to the minimum, because the whole processing is accomplished in digital domain.

The possibility of reprogramming and flexibility are significant characteristics of the developed system. Due to these characteristics, in the evaluation of system characteristics, it was possible to implement different algorithms for signal processing without changing the hardware. It is important to note that these changes can be introduced quickly and while the system is in exploitation. This property of the system is extremely significant when measurements are performed with a large number of detectors. In such cases manual adjustment of system parameters is very time consuming and prone to errors.

It is necessary to stress that, due to the simple structure of the system and low cost of the components used, the total price of the spectrometer, not counting the price of the detector and the computer, is very low. Performances of the digital spectrometer are directly determined by characteristics of the applied ADC and DSP. The rapid development of technology and architecture of electronic circuits leads to the appearance of increasingly fast digital components of high capabilities, so that increased throughput of the system and higher resolution can be achieved by deployment of faster components but preserving the proposed concept of operation of the system.

References